

FIG.1

220	212	214	216	218
160	1	222	18	69.4 Hz
130	1		22	69.9 Hz
100	1	232	28	71.4 Hz
70	2		20	71.4 Hz
40	4		18	69.4 Hz
10	16		18	69.4 Hz
<hr/>				
160	1		21	59.5 Hz
130	1		26	59.2 Hz
100	1	242	33	60.6 Hz
70	2		24	59.5 Hz
40	4		21	59.5 Hz
10	16		21	59.5 Hz

FIG.3

Signal name	Meaning	"Low"	"High"
CS	chip select	accessible	inaccessible
RS	register address/data selection	address	data
E	data write/read activation	active	inactive
RW	data write/read selection	write	read
D	interactive data	—	—

FIG.2




FIG.4




FIG.5




FIG.6




FIG.7




FIG.8




FIG.9




FIG.10




FIG.11




FIG.12




FIG.13




FIG.14




FIG.15a




FIG.15b




FIG.16




FIG.17




FIG.18a




FIG.18b




FIG.19

